



MAPS-TCT: MPSoC Application Parallelization and Architecture Exploration Framework

Tsuyoshi ISSHIKI


isshiki@vlsi.ss.titech.ac.jp
Dept. of Communications and Integrated Systems,
Tokyo Institute of Technology

June 26th, 2008

Outline

- Introduction: MPSoC design challenges
- MAPS-TCT Framework Overview
- Tightly-Coupled Thread (TCT) Model
 - TCT programming model and execution model
 - TCT compiler and tools
 - TCT-MPSoC Hardware Platform
- MAPS: MPSoC Application Programming Studio
 - Program analysis
 - Partitioning
- Summary and Ongoing Developments

MPSoC Design Challenges



- Huge design complexity (SW/HW)
- Highly-parallel heterogeneous system architecture
- Complex system environment (#external devices, concurrency)
- Fully optimized at system-level
 - SW: algorithms, parallelization, coding
 - HW: CPU-cores, dedicated hardware IPs, interconnect

Application Design Issues

- Application design
 - Algorithm: definition of system functionality
 - Parallelization (CPUs, HW blocks)
 - Concurrency extraction (task partitioning)
 - Communication/synchronization insertion
- Existing approaches
 - Algorithm designs on concurrent execution model
 - “Model of Computation”: Kahn Process Network, Dataflow Process Network, Synchronous Dataflow Graph, etc.
 - Parallel programming languages and APIs
 - time-consuming, error-prone, hard to debug
 - Parallelization compilers
 - Focused mainly on scientific applications (HPC)
 - Hard to optimize for heterogeneous MPSoCs

MAPS-TCT Framework Overview


- Algorithm design on C programs
 - Used by almost everyone
 - Rich tool environment
 - Vast amount of legacy codes and reference codes
 - Algorithm debugging and tuning on C: most efficient
- Tool support for concurrency extraction (MAPS@RWTH Aachen)
 - Powerful analysis and code partitioning engines
 - Fully driven by programmer's intervention
 - Rich feedback to guide programmer's decision
 - Allows efficient design space exploration for optimal system modeling
- Parallel execution code generator (TCT@Tokyo Tech)
 - Input: "threaded C" (from MAPS or manual editing)
 - Automatic communication insertion: message-passing instructions
 - Allows parallelism on any granularity (statements, loops, functions)
 - Guarantees identical behavior with original sequential C
 - Frees programmer from dealing with communication details
 - Wide variety of parallelisms: task-level, functional pipeline, fine-grain

June 26th, 2008

Tokyo Institute of Technology

5

MAPS-TCT Framework



June 26th, 2008

Tokyo Institute of Technology

6

Tightly-Coupled Thread (TCT) Model


- **TCT model** is a new framework which generates a concurrent execution model of "*tightly-coupled threads*" for functional blocks in MPSoCs.
 - *TCT programming model* : seamless transition from *sequential C codes*
 - *TCT concurrent execution model* : *functional pipelining, task parallelisms*
 - *TCT compiler* : automatic insertion of communication and synchronization instructions for *message passing*
 - *TCT MPSoC Platform* : execution platform for TCT model
 - Processing elements with **dedicated communication module**
 - **Full crossbar interconnect** for high bandwidth communication
 - Verified on actual silicon (0.18um process)

June 26th, 2008

Tokyo Institute of Technology

7

TCT Programming Model




June 26th, 2008

Tokyo Institute of Technology


8

Application Slicing Structure

- Global thread slicing tree
 - Thread nesting structure of the entire application
 - Thread duplication through function calls from threads





TCT Concurrent Execution Model



- Hierarchical pipeline structure
 - Layers of pipeline structures operating in parallel
 - Combination of *functional pipelining* and *task parallelism* with complex data flow

Hierarchical Pipelining




Layers of pipelines with:

- Different throughputs (may be variable)
- Different iteration count (may be variable)
- Data dependences between pipelines


Hierarchical Pipelining in Action ...

- 19 threads
- 9.43 speedup (49.6% parallel efficiency)



TCT Communication Model

- **Thread allocation:** statically allocated to each processor
 - Currently assumes: 1 thread per 1 PE
- **Distributed memory model:** no remote memory access
- **Thread communication:** message passing via buffered channel
- **Fully distributed control:** no global scheduler and dispatchers
- **Communication instructions:**
 - **CT** (control token): activation of child thread
 - **DT** (data transfer): send modified data to other threads
 - **DS** (data synchronization): check readiness of received data




June 26th, 2008

Tokyo Institute of Technology

13

Data Buffering Model

- **Buffer structure**
 - Each *data entity* managed in separate (logical) FIFO
 - Arrays and data structures handled as single data entity
 - Burst transfer on arrays and data structures
 - *First-Out* data entities accessible from the processor
 - FIFO space allocated inside local data memory
 - Fully configurable : # of data entities, data sizes



June 26th, 2008

Tokyo Institute of Technology

14

TCT Compiler

- C front-end + “thread-scope” parsing
- Interprocedural data dependence analysis
 - Interprocedural Dependence Flow Graph (IDFG)
 - Extension of static single-assignment (SSA) form which integrates *data-flow* and *control-flow* representations
 - Captures all function call side effects through globals and pointer dereferences
 - Flow-insensitive context-sensitive pointer analysis
- Communication code insertion
 - Extraction of interprocedural dependences on thread boundaries (**possibly across layers of function calls**)
 - Insertion of communication instructions (CT, DT, DS)
 - Buffer management codes


June 26th, 2008

Tokyo Institute of Technology

15

TCT Tools

- TCT Compiler
 - C parser + dependence analyzer + communication generator
 - Output:
 - parallel object codes : *TCT processor*
 - parallel C codes with communication API calls → currently translates to *MPI*
- TCT Simulators
 - “3-address code” IR simulator
 - Verify functional/comm. behavior
 - Instruction-set simulator
 - Incl. cycle-accurate comm. simulator
 - Trace simulator
 - Parameterized MPSoC simulator for *architecture exploration*
- Application visualizer tools
 - Call graph, program graph, dependence flow graph, etc.
 - Parallel execution schedule viewer




Dependence flow graph

June 26th, 2008

Tokyo Institute of Technology


16

Inserted TCT Communication Codes




TCT-MPSoC Prototype Chip

- TCT Coprocessor (TCoP): 6-PE array @ 100 MHz
 - Full crossbar interconnect
 - Dedicated comm. module in each PE
- Host RISC core: @ 200 MHz
 - Can be configured as the 7th PE on the PE array interconnect



TCT Communication Protocol




June 26th, 2008

Tokyo Institute of Technology

19

TCoP Interconnect Architecture

- Full cross bar interconnect network
- Autonomous decentralized arbitration
- Fast and area efficient (2 ns delay, 1K gates/PE)
- Priority bit for simultaneous requests





June 26th, 2008

Tokyo Institute of Technology

20

TCT-MPSoC Chip Implementation (TSMC 0.18um/6M)




Module	Area (um ²)	Gate count (est.)
PE (incl. comm. module)	490,195	37,707
Comm. module	164,048	12,619
Interconnect	90,954	6,996
TCoP (Total)	3,342,090	257,084
SRAM 14x4KB (56KB)	3,934,900	302,685

June 26th, 2008

Tokyo Institute of Technology

21

MAPS-TCT Framework



June 26th, 2008

Tokyo Institute of Technology

22

MAPS: MPSoC Application Programming Studio

- A practical MPSoC software development tool suite
 - Sequential C (input) \rightarrow “threaded C” (output)
 - Powerful analysis tools for providing rich feedback to the programmers
 - Static dependence analysis
 - Dynamic profiling
 - Powerful clustering method for extracting coarse-grain parallelism
 - Weighted Statement Control Data Flow Graph (WSCDFG): annotates dynamic profiling information on CDFG
 - Coupled Block (CB): subgraph of WSCDFG that is schedulable and tightly coupled by data dependence
 - Constrained Agglomerative Hierarchical Clustering (CAHC): iterative clustering for building coarser graphs


June 26th, 2008

Tokyo Institute of Technology

23

Weighted Statement Control Data Flow Graph (WSCDFG)

- Definition: WSCDFG is a directed graph defined by $G = (V, CE, DE, CW, DW, N)$:
 - V : IR statement nodes
 - CE : set of control flow edges
 - DE : set of data flow edges
 - CW : weights (count) of control edges
 - DW : weights (amount of data, e.g. bytes) of data edges
 - N : weight of IR statement nodes (execution cost)



June 26th, 2008

Tokyo Institute of Technology


24

Coupled Block (CB)

- CBs are sub-graphs in a WSCDFG which fulfills:
 - **Schedulability**: single-entry single-exit (SESE)
 - **Tightly coupled by data-dependence**: defined by cost function with tunable parameters
 - **A flexible granularity concept driven by cost function** as opposed to fixed granularity (i.e. IR-statements, BBs, functions)
- Optimal generation of CB
 - Clustering heuristic for CB generation: **CAHC**


Constrained Agglomerative Hierarchical Clustering (CAHC)

- Based on density-based data clustering algorithm (DBSCAN) :
 - **Constrained**: comply strictly to CB definitions
 - **Hierarchical**: several clustering levels with different granularities
 - **Agglomerative**: build coarser graphs iteratively



JPEG Encoder Case Study (1)

- Analysis result:
 - Functions chosen for task generation: JPEGtop (99%), BLK8x8(57%), ReadOneLine(38%)



June 26th, 2008

Tokyo Institute of Technology

27

JPEG Encoder Case Study (2)

```

1172 count = 0;
1173 //UCHAR * bottom_py, * bottom_ppCb, * bottom_ppCr;
1174 DCcb = 0;
1175 DCcr = 0;
1176 //savable_state state;
1177 state.put_bits = 0;
1178 state.put_buffer = 0;
1179
1180 printf(
1181     "out_checksom = 0x%x (%d bytes), lastDC = (%d, %d, %d), c
1182     emit_byte_check, emit_byte_count, DCy, DCcb, DCcr, count)
1183
1184 for (i = 0; i < imageSizePadding; ) {
1185     int ii;
1186     int nR;
1187     for (ii = 0; ii < DCTSIZE; ii++) {
1188         ReadOneLine(fp, i); i++;
1189         ReadOneLine(fp, i); i++;
1190     }
1191     downsampleCbCr(i);
1192 }
1193
1194 printf("i = %d : ", i);
1195 nR = (i - DCTSIZE) * imageSizeY;
1196 count = 0;
1197 for (j = 0; j < imageSizeX; j += DCTSIZE * 2) {
1198     int nC = (j - DCTSIZE) * imageSizeX;
1199     count++;
1200     BLK8x8(&Y[j], j, &DCy, &state, 0);
1201     count++;
1202     BLK8x8(&Y[j], j, &DCy, &state, nR);
1203     count++;
1204     BLK8x8(&Y[j], j, &DCy, &state, nC);
1205     count++;
1206     BLK8x8(&Cb[j] >> 1, 1, &DCcb, &state, 0);
1207     BLK8x8(&Cr[j] >> 1, 1, &DCcr, &state, 0);
1208 }
1209
1210 printf(
1211     "out_checksom = 0x%x (%d bytes), lastDC = (%d, %d
1212     emit_byte_check, emit_byte_count, DCy, DCcb, DCcr, co
1213
1214 fclose(fp);
1215 flush_bits(&state);
1216
1217 //const char imageDir[] = "../images";
1218 const char imageDir[] = "/";
1219
    
```

Task Annotation

- Partitioning result:

Function	No. Iterations	No. Tasks
JPEGtop	1	5
BLK8x8	3	2
ReadOneLine	2	4

June 26th, 2008

Tokyo Institute of Technology

28

JPEG Encoder Case Study (3)

- Speedup & efficiency

Step	Speedup	No. of PEs	Parallel Efficiency
1	3.61x	16	22.58%
2	5.48x	17	32.3%
3	5.48x	16	34.3%
manual	9.43x	19	49.6%

- # tasks in each step

Function	No. Tasks		
	Step 1	Step 2	Step 3
JPEGtop	5	6	6
ReadOneLine	4	4	3
BLK8x8	2	2	2

Summary

- **MAPS-TCT Framework**
 - Collaboration between RWTH Aachen (ISS) and Tokyo Tech.
 - MPSoC software development framework
- **MAPS: MPSoC Application Programming Studio**
 - Input: sequential C → output: “threaded C”
 - Analysis tools (static analysis, dynamic profiling)
 - Clustering tool for extracting coarse-grain parallelism
- **Tightly-Coupled Thread (TCT) Model**
 - Input: “threaded C”
 - Automatic communication insertion
 - Allows parallelism on any granularity
 - Guarantees identical behavior with original sequential C

Ongoing Developments

- **MAPS**
 - Improvements on partitioning algorithm
 - **Heterogeneous platform support**
 - **Spatial/temporal mapping exploration**
 - **Multi-application input model**: various real-time characteristics, potential concurrencies among applications
- **TCT**
 - **TCT-MPSoC Virtual Platform** for heterogenous architecture exploration
 - **HW/SW synthesis**: behav. synthesis on some threads for dedicated HW generation
 - **Multi-tasking**: multiple threads per processor
 - **Extension of TCT comm. protocol for shared memory support**

Contacts

- **MAPS@RWTH Aachen (ISS)**
 - Rainer Leupers (leupers@iss.rwth-aachen.de)
- **TCT@Tokyo Institute of Technology**
 - Tsuyoshi Isshiki (issiki@vlsi.ss.titech.ac.jp)